Search
18 articles for “Hybrid CMOS”
-
Hybrid CMOS-SET Inverter Design for Improved Performance using Tied Body-backgate Technique
Abstract: Single-electron transistors (SETs) are an attractive candidate for future functional elements in LSIs, because of their low-power consumption and small size. Integration of current CMOS technology with the emerging SET devices is an effective approach for improving density of integration in VLSI chips and ensuring ultra low power dissipation along with the advantages of CMOS technology like high gain, current drive, speed and matured fabrication technology. This paper investigates hybrid …
Published in Journal of VLSI Design Tools and Technology · Vol. 5, Issue 1, 2015 · pp. 24–29 Read article
-
STUDY of MEMRISTOR MODELS and ITS APPLICATIONS in LOGIC CIRCUITS
Abstract: One significant area of nanotechnology is nanoelectronics. And a recent development in nanoelectronics is the discovery of the memristor, a fundamental circuit element. A memristor is essentially a nonvolatile nanoscale programmable resistor whose resistance, or memristance to be precise, is changed by applying a voltage across or current through, the device. Memristor has the potential to replace transistors in the digital circuit of upcoming days. Research is in full swing …
Published in Journal of Microelectronics and Solid State Devices · Vol. 1, Issue 1, 2015 · pp. 26–31 Read article
-
Design and Implementation of A 4-bit Multiplier using Wallace Tree Architecture in 180 nm Technology
Abstract: Over the period of last decade, power dissipation has become one of the most important factors for VLSI designers in the design of most digital systems. Even though the speed and area are considered to be the critical factors in design of digital systems, there is a trade of with power consumption. Adders and multipliers are the most important arithmetic units in a processor and the major sources of power …
Published in Journal of Microcontroller Engineering and Applications · Vol. 2, Issue 1, 2015 · pp. 17–23 Read article
-
Low Power 8-Bit Square Root Carry Select Adder Constructed By Using 8 Transistor Full Adder
Abstract: Carry select adder is the high speed adder which is designed to speed up arithmetic operations and to reduce the computation time. Carry select adder is used to perform fast arithmetic functions in data processing processors. Low power consumption, reduced area, reduced delay and increased speed are the most important features of the modern electronic system design. In this proposed work, 8 transistor full adder (8T full adder) is used …
Published in Journal of VLSI Design Tools and Technology · Vol. 4, Issue 1, 2014 · pp. 25–29 Read article
-
Design and Implementation of High-Speed Low Power Low Area Hybrid One Bit Full Adder Using CMOS Technology
Abstract: In this article, we'll take a look at a new kind of Full Adder (FA) design that mixes traditional Complementary Metal Oxide Semiconductors (CCMOS) with Pass Transistors (PTs) and Transmission Gates (TGs). To analyze the circuit's performance, we used the Mentor Graphics software package. Since all twenty (20) varieties of Full Adder circuits were able to be measured and compared, this research was conducted. When the clock rate of the …
Published in International Journal of VLSI Circuit Design & Technology · Vol. 1, Issue 2, 2023 · pp. 29–39 Read article
-
Optimization of CMOS Current Mirror Load-based Differential Amplifier using Hybrid Cuckoo Search and Particle Swarm Optimization Algorithm
Abstract: Optimization of CMOS based analog circuits is becoming a practical solution for complex analog modules. There are number of evolutionary algorithms presented to optimize the analog circuits in different reported literatures. During optimization process, the optimal result may not be obtained with only individual algorithm or requires a more time. Therefore the hybrid algorithm of two or more algorithms is more effective method to obtain the goal. The Particle Swarm …
Published in Journal of Artificial Intelligence Research & Advances · Vol. 5, Issue 3, 2018 · pp. 71–78 Read article
-
Spintronic Logic Circuits for Ultrafast Processing
Abstract: Spintronic logic has emerged as one of the most promising post-CMOS paradigms capable of addressing the speed, density, and energy challenges of deeply scaled silicon technologies. By relying on the intrinsic properties of electron spin and magnetization dynamics, spintronic devices—particularly Magnetic Tunnel Junctions (MTJs), Spin-Transfer Torque (STT), and Spin–Orbit Torque (SOT) structures—enable ultrafast, non-volatile data processing with significantly reduced energy consumption. Despite remarkable device-level advancements, circuit- level realization of high-speed, …
Published in International Journal of VLSI Circuit Design & Technology · Vol. 3, Issue 2, 2025 · pp. 35–43 Read article
-
Design of Energy Efficient Clock System
Abstract: Energy efficiency is a key metric for energy constrained Ultra Low Power (ULP) VLSI applications such as wireless sensor nodes, pace makers, hearing aids etc. These applications need clock system in their signal processing and communication sub-system. Moreover, clock system plays a vital role in governing the reliability, power consumption and performance of synchronous system. In today’s era of portable electronics, power consumption has emerged as a forefront design metrics. …
Published in Journal of VLSI Design Tools and Technology · Vol. 9, Issue 2, 2019 · pp. 1–7 Read article
-
Single Bit Low-Power High-Speed Full Adder
Abstract: This paper presents a high-speed low-power full adder cells that lead to have a reduced power-delay product (PDP). A comparison against other full-adder structure as having low PDP, in terms of speed, power consumption and area of cells is carried out. This paper contains, a hybrid 1-bit full adder design employing both complementary metal-oxide semiconductor (CMOS) and transmission gate logic styles. First implemented was the design for 1 bit then …
Published in Journal of VLSI Design Tools and Technology · Vol. 7, Issue 3, 2017 · pp. 55–60 Read article
-
Single Bit Low-Power High-Speed Full Adder
Abstract: This paper presents a high-speed low-power full adder cells that lead to have a reduced power-delay product (PDP). A comparison against other full-adder structure as having low PDP, in terms of speed, power consumption and area of cells is carried out. This paper contains, a hybrid 1-bit full adder design employing both complementary metal-oxide semiconductor (CMOS) and transmission gate logic styles. First implemented was the design for 1 bit then …
Published in Journal of VLSI Design Tools and Technology · Vol. 7, Issue 2, 2017 · pp. 55–60 Read article
-
Design and Simulation of Low Power Allow Area High Speed Carry Save Adder using CMOS 16 nm Technology.
Abstract: In this article, we propose a novel 1-bit hybrid full adder circuit that is implemented using eighteen transistors. Simulations are done using the Mentor Graphics Tool 16nm technologies. The performances are evaluated based on their speed, average power consumption, and power-delay product. The essential components of arithmetic units including compressors, comparators, parity checkers, etc. are full adders. Thus, raising the performance of the entire adder will raise the system's performance. …
Published in International Journal of VLSI Circuit Design & Technology · Vol. 1, Issue 2, 2023 · pp. 17–28 Read article
-
Low Power, High Speed and High Density Magnetic Comparator using Spintronic Devices
Abstract: Energy efficient design is of paramount importance in the present era. Dynamic magnetic comparators are used to design high speed and low power ADCs (Analog to digital converters). This paper presents a novel conventional MTJ and motion of domains in a magnetic strip based magnetic double tail comparator, which is area and power proficient, compared to other comparators. The proposed magnetic double tail comparator consumes 15.225 µW power and 0.6369 …
Published in Nano Trends – A Journal of Nano Technology & Its Applications · Vol. 20, Issue 1, 2018 · pp. 27–34 Read article
-
Design and Simulation of Low-power, High-speed Effective Area Mux Based One-bit Full Adder Using CMOS Technology
Abstract: Our findings reveal a novel kind of circuit capable of performing both XOR and XNOR operations in parallel. Power dissipation and delay are both greatly reduced in the proposed circuits due to their low output capacitance as well as minimal short-circuit power dissipation. We show six new hybrid 1-bit full-adder (FA) circuits that take use of the XOR-XNOR or XOR/XNOR gates' special full-swing function. Each potential circuit layout has both …
Published in International Journal of VLSI Circuit Design & Technology · Vol. 1, Issue 1, 2023 · pp. 25–33 Read article
-
Photonic-Assisted Spintronic Solid-State Switching Model for High-Speed Memory Devices
Abstract: The rapid advancement of high-speed computing and data-centric applications has intensified the demand for energy-efficient and ultra-fast memory technologies. This paper proposes a Photonic-Assisted Spintronic Solid-State Switching Model for next-generation high-speed memory devices. The proposed framework integrates photonic excitation mechanisms with spintronic switching dynamics to enhance data transfer speed, minimize switching delay, and reduce power dissipation in solid-state memory architectures. By combining optical pulse-assisted spin polarization with magnetic tunnel junction-based …
Published in International Journal of Solid State Innovations & Research · Vol. 4, Issue 1, 2026 Read article
-
Modelling and Electrical Characterization of Single Electron Transistor
Abstract: A nano-electronic device with low power consumption, high performance, and quantum effects is the single electron transistor (SET). It's used in charge sensor applications, infrared radiation detectors, and spectroscopy. However, it faces limitations in lithography, co-tunneling effect, low gain, high output impedance, and background charges. Therefore, prior simulation is needed to optimize SET's work function and understanding physics concepts. A master equation approach is used to propose a new model …
Published in Journal of Semiconductor Devices and Circuits · Vol. 10, Issue 3, 2024 · pp. 19–25 Read article
-
An Overview on MOSFET based Sensor Design
Abstract: In the past two decades the MOSFET has transformed from a simple switch in digital logic to an analog powerhouse that can be cofabricated with the sensing material on a single chip. MetalOxideSemiconductor FieldEffect Transistors (MOSFETs) have silently become the beating heart of modern sensor platforms, translating the faint whispers of physical, chemical, and biological phenomena into robust electrical signatures. This abstract surveys the latest advances that have turned the …
Published in Journal of Microelectronics and Solid State Devices · Vol. 13, Issue 1, 2026 · pp. 20–26 Read article
-
Thin-Film Quantum Photonic Technologies for Quantum Teleportation
Abstract: One of the most important protocols in distributed quantum computing and quantum communication is quantum teleportation, which allows quantum information to be sent between distant nodes without actually sending the quantum particle. The teleportation process is fundamentally based on quantum entanglement, Bell state measurements, and classical communication channels, which collectively allow the accurate reconstruction of an unknown quantum state at a remote location. In recent years, rapid progress in integrated …
Published in Journal of Thin Films, Coating Science Technology & Application · Vol. 13, Issue 2, 2026 · pp. 01–19 Read article
-
Design of Photonic Sensor for Driver Assistance
Abstract: AbstractA report from National Highway Traffic Safety Association, USA, states that 100000 police reported crashes are a result of driver fatigue. This figure would be quite mind boggling for developing nations, where work periods are usually extended without conducting detailed scrutiny. Sophisticated vehicles are equipped with sensors for assisting drivers and providing them with time-critical accident alerts. However, there is a need to develop cheap and reliable sensors for 24x7 …
Published in Journal of Electronic Design Technology · Vol. 9, Issue 2, 2018 · pp. 14–23 Read article