STM Journals Peer-reviewed research from Consortium e-Learning Network

International Journal of VLSI Circuit Design & Technology Original Research

Design and Simulation of Low Power Allow Area High Speed Carry Save Adder using CMOS 16 nm Technology.

  1. Kalvala Shylaja Holy Mary Institute of Technology and Science
  2. M. Satya Narayana Holy Mary Institute of Technology and Science

Abstract

In this article, we propose a novel 1-bit hybrid full adder circuit that is implemented using eighteen transistors. Simulations are done using the Mentor Graphics Tool 16nm technologies. The performances are evaluated based on their speed, average power consumption, and power-delay product. The essential components of arithmetic units including compressors, comparators, parity checkers, etc. are full adders. Thus, raising the performance of the entire adder will raise the system's performance. An improved design can lower power consumption, and delay, and maintain good performance in the full adder circuit even at low supply voltages. Furthermore, giving complete adders enough driving power is critical even under varying loading circumstances, preventing errors, and generating balanced outputs is critical. The proposed hybrid full adder has low power and energy consumption compared to other full adder designs. Finally, a four-operand, eight-bit carry-save adder the final carry propagate adder was implemented using the proposed full adder, and its performance is analyzed based on its average power consumption in 16nm technology. This design also Wave rage power consumption compared to CSA implementation using other existing full adder design styles

Keywords

References (10)

  1. Goel, A. Kumar, and M. A. Bayoumi, “Design of robust, energy efficient full adders for deep-sub micrometer design using hybrid- CMOS logic style,” IEEE Trans. Very Large Scale Integr. Syst., vol. 14, Issue no. 12, pages.1309– 1321, Dec.2006, IEEE Xplore.
  2. Aguirre-Hernandez and M. Linares-Aranda, “CMOS Full-Adders for Energy- Efficient Arithmetic Applications,” IEEE Trans. Very Large Scale Integr. Syst., vol.19, no.4, pages.718–721, April 2011, IEEE Xplore.
  3. Kumar P, Sharma RK. An Energy Efficient Logic Approach to Implement CMOS Full Adder. Journal of Circuits, Systems and Computers. 2017;26(05):1750084. doi:10.1142/s0218126617500840
  4. Amini-Valashani, M. Ayat, and S. Mirzakuchaki, “Design and analysis of a novel low-power and energy-efficient 18T hybrid full adder,” Microelectronics J., vol. 74, January, pp.49–59,2018, Elsevier. https://www.sciencedirect.com/science/article/abs/pii/S0026269217305360
  5. Shoba and R. Nakkeeran, “GDI based full adders for energy efficient arithmetic applications,” Eng. Sci. Technol. an Int. J., vol. 19, Issue no. 1, pages. 485–496, 2016, Elsevier. https://www.sciencedirect.com/science/article/pii/S2215098615001512
  6. A. Kamsani, V. Thangasamy, S.J. Hashim, Z. Yusoff, M.F. Bukhori, and K. N. Hamidon, “A low power multiplexer-based pass transistor logic full adder”, in RSM - IEEE Regional Symposium on Micro and Nano Electronics, Proceedings, Aug.2015, IEEE Xplore. https://ieeexplore.ieee.org/document/7354994/authors#authors
  7. Bhattacharyya, S. Member, B. Kundu, S. Ghosh, and V. Kumar, “Performance Analysis of a Low-Power High-Speed Hybrid1-bit Full Adder Circuit,” IEEE Trans. Very Large Scale Integr. Syst., vol. 23, Issue no.10, pages.1–8, Oct. 2015, IEEE Xplore. https://ieeexplore.ieee.org/document/6912977
  8. Goel, A. Kumar and M. A. Bayoumi, "Design of robust energy-efficient full adders for deep-sub micrometer design using hybrid-CMOS logic style", IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 14, Issue no. 12, pages. 1309-1321, Dec. 2006, IEEE Xplore.
  9. Shalem, L. K. John, and E. John, "A novel low power energy recovery full adder cell", Proc. Great Lake Symp. VLSI, pages. 380-380, 1999, IEEE Xplore.
  10. Nan and W. Haomin, "A new design of the CMOS full adder", IEEE J. Solid-State Circuits, vol. 27, Issue no. 5, pages. 840-844, 1992, IEEE Xplore.