Design and Simulation of Low Power Allow Area High Speed Carry Save Adder using CMOS 16 nm Technology. - Kalvala Shylaja; M. Satya Narayana (International Journal of VLSI Circuit Design & Technology, 2024)