Search
261 articles for “chip-off”
-
Design of Core Based System-On-Chip Using Interfaced Cores and Routers in Network-On-Chip
Abstract: AbstractNetwork-On-Chip (NOC) architectures consist of heterogeneous cores connected through an interconnection network. The communication between the nodes is achieved by routing packets rather than wires. NOC has emerged as a new paradigm for designing core based System-on-Chip (SOC). Network-on-Chip is seen as a scalable solution facilitating the development of system-on-chip with an increasing number of IP cores. The idea of using on chip packet switched networks for interconnecting a large …
Published in Journal of Mobile Computing, Communications & Mobile Networks · Vol. 4, Issue 3, 2017 · pp. 17–24 Read article
-
Design of a 4X4 Network-on-Chip Crossbar Router in a System-on-Chip
Abstract: With the number of IPs increasing in an SoC, there is a need for achieving high bandwidth, low latency, scalable multi-core intercommunication and solve the shortcoming of buses. Network-on-chip is a technology which is a solution for such problems. Network-on-chip solves the problem by implementing a communication network of switches, routers and resources. This paper proposes a design for communication among subsystems between intellectual property cores in an SoC design. …
Published in Journal of Microcontroller Engineering and Applications · Vol. 2, Issue 3, 2015 · pp. 28–35 Read article
-
Analysis of Parabolically versus Exponentially Tapered Inbuilt Chip-to-Fiber Butt Coupler
Abstract: AbstractThe finite difference beam propagating method (BPM) is one of the most powerful technique to investigate linear and nonlinear lightwave propagation phenomena in axially varying waveguides such as curvilinear directional couplers, branching and combining waveguides, S-shaped bend waveguides, and different types of tapered waveguides. BPM is also quite important for the analysis of ultra short light pulse propagation in optical fibers. To date numerous algorithms for BPM have been proposed …
Published in Journal of Communication Engineering & Systems · Vol. 3, Issue 1, 2013 · pp. 11–15 Read article
-
Custom Back-Side Illuminated Frame Transfer Charge Coupled Device (CCD): Chip Design and Electro-Optical Characterization
Abstract: This paper provides a comprehensive overview of the chip design and electro-optical characterization of a Charge Coupled Device (CCD). While CCD technology is well-established, there are limited research articles that offer holistic perspective of CCD chip development, covering aspects ranging from device architecture and chip layout design to characterization and optimization of electro-optical parameters. In this paper, we present CCD chip design and characterization of a custom 1200 x 256 …
Published in Journal of Semiconductor Devices and Circuits · Vol. 12, Issue 3, 2025 · pp. 39–55 Read article
-
Design Of Multi-Bit Chipless RFID Tag Using Hybrid Resonator For Retail And Healthcare Applications
Abstract: Resonators play a very important role in chipless radio frequency identification (RFID) systems. To overcome the challenges like cost, compact dimension, and high coding capacity, chipless transponders are highly facilitated for the advancement in chipless RFID technology. This research aims to investigate innovative design options for passive RFID transponders operating in a wide range of frequencies in order to address the aforementioned issues and contribute to RFID technology advancement. To …
Published in Journal of Microwave Engineering and Technologies · Vol. 8, Issue 2, 2021 · pp. 35–43 Read article
-
Experimental Studies to Record the Lithographically Fabricated Microstructures by Surface Profilometry and Scanning Electron Microscopy for Microfluidic Laboratory-on-a-Chip Systems
Abstract: In this research paper, the poly(methyl methacrylate) (PMMA) microfluidic laboratory-on-a-chip system is fabricated in the cleanroom laboratory by maskless lithography, hot embossing lithography and direct bonding technique. The microstructures of the lab-on-a-chip system are measured by surface stylus profilometer. Also, the images of microstructures of lab-on-a-chip system are captured by using scanning electron microscopy (SEM). This fabricated lab-on-a-chip system is useful in bioengineering applications.
Published in Journal of Polymer & Composites · Vol. 4, Issue 1, 2016 · pp. 27–36 Read article
-
Short Review on Microfluidic Lab-on-a-Chip Systems for Future Applications in Space Technology
Abstract: The brief description on laboratory-on-a-chip systems for microfluidic applications is provided in this short review. The fabrication of polymethylmethacrylate (PMMA) based microfluidic device is briefly described by providing recorded snap-shot images of surface-driven capillary flow in PMMA microchannel bend. Microfluidic lab-on-a-chip systems are already useful in bioengineering and materials-science. A brief attempt has been made to establish the probable applications of microfluidic lab-on-a-chip systems in space technology. Concept theory is …
Published in Journal of Nanoscience, NanoEngineering & Applications · Vol. 10, Issue 1, 2020 · pp. 26–30 Read article
-
Report on the Separation Efficiency with Separation Time in the Microfluidic Lab-on-a-Chip Systems Fabricated by Polymers in this 21st Century of 3rd Millennium
Abstract: In this report, author has fabricated total 1157 individual microfluidic devices including many microfluidic lab-on-a-chip systems by the maskless lithography, hot embossing lithography, direct bonding technique, clamping, and surface modification techniques, by his own handson completely. Author has used total 30 individual electrical and non-electrical instruments (including the cleanroom equipment) to perform all experiments of this report by his own hands-on completely. Many microfluidic flow phenomena have been experimentally investigated …
Published in Journal of Experimental & Applied Mechanics · Vol. 7, Issue 3, 2016 · pp. 20–37 Read article
-
Comparison of Index and Engineering properties of weak soils stabilized by Rubber Tyre Chips and Powder
Abstract: Engineered constructions on weak or soft ground soil carry inherent risks due to the instability of the foundation. Soft ground lacks the necessary strength to support structures adequately, making it prone to settlement, subsidence, or even collapse under the weight of buildings or infrastructure. Various methods of improvements are used to improve the soil's stability to support various loads.one of the solution is can use the waste products incorporated into …
Published in Journal of Polymer & Composites · Vol. 12, Issue 2, 2024 · pp. 24–33 Read article
-
How Microfluidics Are Used in Modern Science: Lab-on-A-Chip
Abstract: Microfluidics has changed modern research by making lab-on-a-chip (LOC) technologies that combine multiple lab functions into small, portable devices. These little platforms make it easier to correctly handle small amounts of fluid, which saves time, money, reagents, and automation. This article talks about microfluidics and how it helps LOC technology go forward in all areas of science. We look at important uses of biomedical diagnostics, drug development, environmental monitoring, and …
Published in International Journal of Advance in Molecular Engineering · Vol. 3, Issue 2, 2025 · pp. 35–48 Read article
-
Flip chip package to revive authenticated proclaim
Abstract: This article is described to access optimal manufacture process for flip-chip package. Method of electrical connection has subjected in flip chip to describe interlink of die to package carrier. Connection from die to exterior of package has thus, dealt by package carrier that has been either substrate or lead-frame. Interconnection between die and carrier has made using wire to subject standard package. Nevertheless, advanced technology nodal device fabrication has scriptive …
Published in Journal of Semiconductor Devices and Circuits · Vol. 8, Issue 2, 2021 · pp. 28–33 Read article
-
Study on Neuralink Chip: Brain–Computer Interface
Abstract: Neuralink, established by Elon Musk in 2016, is a neurotechnology firm focused on creating advanced brain-machine interfaces (BMIs) with enhanced data transfer capabilities. These interfaces aim to enable individuals to communicate more effectively and gain a deeper understanding of interactions with computers and other devices. One of the company's best experiences is the development of a new implantable device called the Neuralink chip. The Neuralink chip is a small device …
Published in Research and Reviews: A Journal of Health Professions · Vol. 13, Issue 1, 2023 · pp. 43–48 Read article
-
Polymeric Microfluidic Chips for Rapid Point-of-Care Diagnostic Testing
Abstract: Polymeric microfluidic chips have emerged as promising platforms for rapid point-of-care (POC) diagnostic testing by integrating sample preparation, fluid manipulation, biochemical reactions, and signal detection within compact and potentially low-cost devices. Their compatibility with materials such as polydimethylsiloxane (PDMS), polymethyl methacrylate (PMMA), cyclic olefin copolymer (COC), polystyrene (PS), polycarbonate (PC), and polymer–paper composites provide considerable flexibility in device design and manufacturing. Advances in soft lithography, injection moulding, hot embossing, laser …
Published in Journal of Polymer & Composites · Vol. 14, Issue 4, 2026 Read article
-
Analysis of Steel Chip Fiber Reinforced Composite Dual Pile Under Lateral Load Conditions on Sloping Terrain
Abstract: Pile foundations, in addition to supporting vertical loads from superstructures, are subjected to lateral stresses arising from seismic activities, wind gusts, water currents, and traffic impacts etc. Failure to account for these lateral forces can pose significant risks if the structure is expected to encounter any form of lateral pressure. Previous research has investigated the behavior of individual composite piles under horizontal forces, considering different soil properties, to determine the …
Published in Journal of Polymer & Composites · Vol. 13, Issue 1, 2025 · pp. 210–220 Read article
-
A Physics-Informed Graph Neural Network Framework for Real- Time Thermal-Aware Fault Prediction and Adaptive Power Optimization in Heterogeneous System-on-Chip Architectures
Abstract: Heterogeneous System-on-Chip (SoC) architectures are increasingly adopted in edge computing, artificial intelligence, autonomous systems, and high-performance embedded platforms due to their superior computational efficiency and flexibility. However, increasing integration density and workload diversity introduce severe thermal hotspots, accelerated device degradation, and unexpected hardware faults that adversely affect system reliability and energy efficiency. This study proposes a Physics-Informed Graph Neural Network (PI-GNN) framework for real-time thermal- aware fault prediction and adaptive …
Published in Journal of VLSI Design Tools and Technology · Vol. 16, Issue 2, 2026 · pp. 19–28 Read article
-
Modelling of Skin Effect in On-Chip VLSI RLC Global Interconnect
Abstract: This paper addresses one of the aspects of the high frequency effects, namely the skin effect. The basicproblem with skin effect is that it attenuates the high frequency components of a signal more than that ofthe low frequency components. Due to the increase in operating frequency and die sizes, RC models arebecoming insufficient for analysis of global VLSI interconnects. Accurate noise modelling for RLC lines isthus critical for timing and …
Published in Journal of VLSI Design Tools and Technology · Vol. 1, Issue 1-2-3, 2011 · pp. 31–44 Read article
-
VHDL Implementation of Network-on-Chip Router using Round Robin Arbiter
Abstract: As the technology progresses, a large number of devices can be incorporated into a single chip. So, the communication between these devices becomes critical. The network-on-chip (NoC) is a technology used for such communication and overcomes the constraints of traditional bus-based system-on-chip (SoC). Router is the backbone of NoC and determines the performance to a great extent. This paper focuses on the implementation of five port virtual channel router which …
Published in Journal of VLSI Design Tools and Technology · Vol. 6, Issue 3, 2016 · pp. 88–93 Read article
-
Nano-Scale Coating to Demonstrate the Capillary Motion of Dyed Water in a Single PMMA Microfluidic Device towards the Probable Fabrication of nanofluidic Engine-on-a-Chip
Abstract: A single microfluidic device is fabricated by polymethylmethacrylate (PMMA) using the maskless lithography, hot embossing lithography, nano-coating of diamond-like carbon (DLC), and direct bonding technique. A CMOS camera catching 25 frames per second with a corresponding time-scale resolution of 0.04 second is used to record the surface-driven microfluidic flow of dyed water. A comparison is made between the experimental results and analytical solution to determine the diffusion coefficient in this …
Published in Nano Trends – A Journal of Nano Technology & Its Applications · Vol. 22, Issue 3, 2020 · pp. 12–15 Read article
-
RTL-to-GDS Implementation of a High-Speed On-Chip 32:1 Serializer Using Open-Source Tools
Abstract: Exploring the RTL-to-GDS implementation of a high-speed on-chip 32:1 serializer, this study investigates the integration of open-source tools within VLSI design, emphasizing sustainable practices in the semiconductor industry while operating at the nanometer scale. Addressing methodologies for optimizing power consumption and chip area utilization, particularly focusing on efficient use of non-renewable resources. The study is set against the backdrop of advanced 7nm FinFET technology, critical for enabling efficient data transmission …
Published in Journal of VLSI Design Tools and Technology · Vol. 14, Issue 3, 2024 · pp. 1–10 Read article
-
Performance Analysis of Schmitt Trigger Circuit for Noise-Free Chips
Abstract: At lower nodes of complementary metal-oxide semiconductor (CMOS) technology, noise within a chip increase due to a drastic increment in interconnects within a given area. To improve the noise immunity of a chip, a Schmitt trigger circuit is used as a buffer instead of a simple CMOS inverter at various intervals along the metal interconnect. The use of a Schmitt trigger circuit not only makes the chip noise immune but …
Published in Journal of VLSI Design Tools and Technology · Vol. 14, Issue 3, 2024 · pp. 11–20 Read article