Search
190 articles for “VLS”
-
64 Bit ALU DESIGN USING VEDIC MATHEMATHICS
Abstract: High-speed arithmetic operations are crucial for better performance in contemporary digital systems. Particularly for high bit-width operations, conventional arithmetic logic units (ALUs) frequently experience increased latency and complexity. This work presents the design and implementation of a 64-bit Arithmetic Logic Unit (ALU) using notions from Vedic mathematics. The suggested design makes use of a Kogge-Stone Adder for effective addition and the Urdhva Tiryagbhyam sutra for quick multiplication. Among other mathematical …
Published in International Journal of VLSI Circuit Design & Technology · Vol. 4, Issue 1, 2026 Read article
-
The Evolution of Digital Integrated Circuits: A Journey Through Technological Advancements
Abstract: The evolution of digital integrated circuits (ICs) is a remarkable journey that has transformed the worldof technology over the past several decades. This abstract provides an overview of the comprehensivearticle that explores this evolution. The journey begins with the birth of digital integrated circuits in thelate 1950s and early 1960s when the first ICs containing a small number of transistors emerged. Theseearly ICs laid the groundwork for a technological revolution …
Published in Journal of Microcontroller Engineering and Applications · Vol. 10, Issue 2, 2023 · pp. 15–18 Read article
-
An Approach to Simplify Universal Logic Gates Using Majority Function
Abstract: There has always been a continuous urge to reduce power consumption in very large scale integration (VLSI) circuit design. Sometimes reduction in the total number of transistors in a fundamental logic gate helps to enhance power saving. But, there stands a tradeoff in between power, delay and size of the chip. Static and dynamic power gets escalated as the device dimension is scaled down and vice versa. In our approach, …
Published in Research & Reviews : Journal of Physics · Vol. 12, Issue 3, 2023 · pp. 28–41 Read article
-
The Role of Majority Functions in Enhancing Full Subtractor Performance in High-Density Logic Circuits
Abstract: In the present trend of very large-scale integration (VLSI) technology, implementing a Boolean function with the fewest number of gates (logic) has always been important. Low power design strategies now provide much more benefits than in the past. Performance, affordability, and dependability may be key issues in this area of technology design. Power dissipation is now recognized as a crucial component in the development of competitive market areas such wireless …
Published in Journal of Semiconductor Devices and Circuits · Vol. 11, Issue 2, 2024 Read article
-
RTL-to-GDS Implementation of a High-Speed On-Chip 32:1 Serializer Using Open-Source Tools
Abstract: Exploring the RTL-to-GDS implementation of a high-speed on-chip 32:1 serializer, this study investigates the integration of open-source tools within VLSI design, emphasizing sustainable practices in the semiconductor industry while operating at the nanometer scale. Addressing methodologies for optimizing power consumption and chip area utilization, particularly focusing on efficient use of non-renewable resources. The study is set against the backdrop of advanced 7nm FinFET technology, critical for enabling efficient data transmission …
Published in Journal of VLSI Design Tools and Technology · Vol. 14, Issue 3, 2024 · pp. 1–10 Read article
-
Deep Learning-Based Thermal Prediction Models for Solid-State Electronic Devices
Abstract: The rapid advancement of solid-state electronic devices in high-performance computing, communication systems, automotive electronics, and renewable energy applications has significantly increased concerns related to thermal management and device reliability. Excessive heat generation in semiconductor devices adversely affects operational efficiency, switching performance, lifespan, and overall system stability. Traditional thermal prediction methods often require complex numerical computations and extensive simulation time, making them less suitable for real-time monitoring and adaptive control applications. …
Published in International Journal of Solid State Innovations & Research · Vol. 4, Issue 1, 2026 Read article
-
A Survey on the various Adibatic Logic Styles used for Circuit Design in IOT & WSN Applications
Abstract: Abstract— This paper describes about different adiabatic logics are used which are all used to provide low power and high speed. Low power circuits and designs are the need of the hour as they find applications in electronic components which have power efficient processing capabilities. For IOT based applications we need to design low power VLSI circuits that utilize adiabatic logic in order to enhance the security and reduce the …
Published in Journal of Microcontroller Engineering and Applications · Vol. 9, Issue 2, 2022 · pp. 1–5 Read article
-
A Technological Review on Quantum Ballistic Transport Model Based Silicon Nanowire Field Effect Transistors for Circuit Simulation and Design
Abstract: Nanowire MOSFETs are recognized as one of the most promising candidates to extend Moore’s law into nanoelectronics era. This paper reviews the process, application, device physics and compact modeling of Gate All around (GAA) nanowire MOSFETs. The most widely used methods of nanowire synthesis have been discussed. The paper presents the various device optimization techniques and scaling potential of nanowire transistors. A process sensitivity study of silicon nanowire transistors at …
Published in Journal of Nanoscience, NanoEngineering & Applications · Vol. 5, Issue 2, 2015 · pp. 20–31 Read article
-
Electrical Characteristics and Probable Applications of High Electron Mobility Transistors for Very Large Scale Integration Circuits in Microelectronics and Nanoelectronics Industry
Abstract: In our work, a maximum drain current of 556 mA is achieved by the simulated structures of double-heterojunction high electron mobility transistors (HEMTs) using the SILVACO-ATLAS physical simulator. According to the results, drain current is higher at shorter gate length. Also, drain current is higher at larger aluminium mole fraction. Further, drain current is higher at larger thickness of AlGaN barrier layer. Again, drain current is found as higher at …
Published in Nano Trends – A Journal of Nano Technology & Its Applications · Vol. 22, Issue 2, 2020 · pp. 8–14 Read article
-
Designing Digital Filters of Underwater Wireless Sensor Node
Abstract: Underwater Wireless Sensor Networks (UWSNs), an emerging area, integrate sensing, computing, and communication into a single compact device. The digital data is acquired using an FPGA (Field Programmable Gate Array), and the fusion of numerous sensor data is accomplished in the sensor node’s ARM (Advanced RISC Machine) CPU. The sensor interfacing circuit should connect the sensor to the sensor node’s data collecting system. The data from these sensors may be …
Published in International Journal of VLSI Circuit Design & Technology · Vol. 1, Issue 1, 2023 · pp. 43–53 Read article
-
Hardware Synchronization for Embedded Multi-core Processors
Abstract: The focus is not on whether multi-core systems are becoming prevalent, but on how microcontroller architectures should be designed to comply with stringent field requirements. This paper illustrates the transition from single to multiple cores, ensuring coherence and consistency in shared memory through hardware mechanisms. Hardware barriers are implemented to allow for point-to-point synchronization between processor cores. Practical experiments center on the initial stages of transforming single-core systems into dual-core …
Published in Journal of VLSI Design Tools and Technology · Vol. 14, Issue 1, 2024 · pp. 33–42 Read article
-
Thevenin Impedance Networks for Spice Simulation Using Analog Behavioural Modelling
Abstract: PSPICE/OrCAD software analog behavioral modeling (FREQ) option is used to obtain equivalent circuits for Thevenin equivalent resistance to be used for three types of applications for different circuits (other different networks with these Thevenin models at DC), and Spice files are described to simulation circuits with AC analyses. Three different applications are useful in linear integrated circuits using DC Thevenin resistance of two networks are considered. Firstly, the DC Thevenin …
Published in Journal of VLSI Design Tools and Technology · Vol. 14, Issue 3, 2024 · pp. 39–46 Read article
-
Selection of Maintenance Strategy Using Hybrid AHP-VIKOR Approach for a Smart Manufacturing Application in Industry 4.0
Abstract: In Industry 4.0, choosing the right maintenance strategy is important for improving machine performance, reducing downtime, and ensuring smooth operation in smart manufacturing systems. This study aims to find the most suitable maintenance strategy for a customized machine-making company by using a combination of AHP and VIKOR methods. In this study, four types of maintenance strategies are considered: breakdown maintenance, time-based maintenance, condition-based maintenance, and predictive maintenance. First, the AHP …
Published in Journal of Production Research & Management · Vol. 16, Issue 2, 2026 · pp. 1–11 Read article
-
Time Domain Analysis in an On-chip High Speed RLCG Interconnection Network at 0.18 µm Technology
Abstract: In this model, the time domain waveform is evaluated for calculation of delay time, peak time, settling time, damping ratio and natural frequency for a second order RLCG interconnect network. It can also be used for multiple interconnect systems but for higher order systems it is ignored due to accurate analysis. The model is applied to a single resistance-inductance-capacitance-conductance model which can also be extended to multi-interconnect systems to analyze …
Published in Journal of VLSI Design Tools and Technology · Vol. 1, Issue 1-2-3, 2011 · pp. 57–67 Read article
-
A Survey on IOT Based Smart Helmet for Construction Workers
Abstract: The construction industry has always been the most arduous area to work in because of risks associated with the health of the workers. Government has made it mandatory for workers to wear helmets when working on sites as ensuring safety of workers is important. But the regular helmet does not make big change when it comes to health-related hazards caused while working on sites. This review paper aims to provide …
Published in Journal of VLSI Design Tools and Technology · Vol. 13, Issue 3, 2023 · pp. 1–6 Read article
-
Analysis of High Performance 6-Stage 64-Bit MIPS RISC Pipelined Processor Using FPGA VHDL
Abstract: The powerful 6-stage 64-bit MIPS RISC processor improves the speed and importance of the pipeline process. This is done for 64 steps, six steps in high detail, better for high speed and advanced technology. In a comparative study, our proposed architecture has reduced and increased power by 12% speed compared to our nearest counterpart. Simulation result Xilinx are done with proven the superiority of the platform and our model. Pipelining …
Published in Research & Reviews: A Journal of Embedded System & Applications · Vol. 9, Issue 2, 2021 · pp. 14–19 Read article
-
Applications of Graph Theory in Computer Science
Abstract: Graph theory, a branch of mathematics, has found broad applications in different areas, especially in computer science. This study inspects the basic concepts of graph theory and its different applications in computer science. It talks about the role of graphs in modelling real-world networks, algorithmic problem-solving, optimization, data structures, network analysis, and other significant areas within the domain of computer science. Through different illustrations and case studies, this study aims …
Published in Journal of Open Source Developments · Vol. 10, Issue 3, 2023 · pp. 30–35 Read article
-
Performance Comparison of Noise-Tolerant, High- Performance CMOS Domino Logic Configurations
Abstract: In high-performance VLSI chip design, domino logic configuration is often preferred over static logic due to its faster operation and smaller area footprint, especially in deep submicron (DSM) technology. However, DSM noise has become a significant challenge in domino-based circuits, leading to compromises in the reliability and signal integrity of integrated circuits (ICs). The switching threshold of domino logic, defined as the input voltage level at which the gate output …
Published in Journal of Semiconductor Devices and Circuits · Vol. 12, Issue 2, 2025 · pp. 35–50 Read article
-
Design of Active Filter using CMOS based IInd Generation Current Conveyor in Current Mode
Abstract: Traditional design techniques used in VLSI are in voltage mode, but these have drawbacks like low bandwidth, non-linearity and less gain. Current conveyors act similar to operational amplifiers but are advantageous over older VLSI design techniques because of high bandwidth-gain product, reduced power consumption etc. This paper consists of two parts: circuit diagram of current conveyor (which is a three terminal analog device) is discussed first and its working is …
Published in Journal of VLSI Design Tools and Technology · Vol. 9, Issue 1, 2019 · pp. 15–21 Read article
-
A Cuckoo Search based Approach for Solving Standard Cell Placement Problem
Abstract: The standard cell placement (SCP) is an NP complete problem in VLSI layout which focuses on placing the cells at appropriate locations so as to minimize the resultant wirelength. The standard cell placement is one of the significant phases in VLSI circuit design. Many heuristic approaches have been developed in literature to solve this problem. The paper presents an efficient nature-inspired meta-heuristic algorithm for solving the standard cell placement problem …
Published in Journal of VLSI Design Tools and Technology · Vol. 4, Issue 2, 2014 · pp. 1–7 Read article