Search
55 articles for “Reconfiguration”
-
Study and Design of Reconfigurable Processor Peripherals using Xilinx Tools
Abstract: AbstractXilinx Platform Studio used in this paper to create a reconfigurable processor system. The Xilinx Embedded Development Kit (EDK) software allows mapping processor of a Microblaze plus several on-chip peripheral bus (OPB) peripherals. The EDK bridges the gap between Hardware (HW) and Software (SW), flows by providing a single HW/SW design environment. Xilinx ISE is to create a top-level design hierarchy. It extends a fully software architecture by generating and …
Published in Journal of Electronic Design Technology · Vol. 9, Issue 1, 2018 · pp. 17–23 Read article
-
A Comparative Analysis of Graphene Based Terahertz Reconfigurable Antennas: A Review
Abstract: In this paper, an overview of various reconfigurable antenna designs based on graphene material utilized for terahertz applications is presented. Terahertz electromagnetic spectrum is the term used to describe the frequency range between 0.1 and 10 THz. A promising material for THz reconfigurable antennas, graphene has a low skin effect and a built-in ability to tune by chemical or electrostatic gating. This study reviews the development of reconfigurable antenna for …
Published in Journal of Polymer & Composites · Vol. 11, Issue 5, 2023 · pp. 44–55 Read article
-
Pattern Reconfigurable Yagi-Uda Antenna
Abstract: This study proposes a prototype of a reconfigurable Yagi-Uda Antenna that is capable of reconfiguration of the radiation pattern. The proposed flexible antenna will work as the director, and reflector can be switched in a Yagi-Uda set up antenna by using a radio frequency PIN diode. The radiating signals can be directed at desired signals away from undesirable signals that are impinging on the antenna in opposite directions. The antenna …
Published in Journal of Microwave Engineering and Technologies · Vol. 12, Issue 3, 2025 · pp. 14–20 Read article
-
Low-Power Reconfigurable Digital Filter Design Using FPGA for IoT Edge Devices
Abstract: The rapid evolution of the Internet of Things (IoT) has led to an exponential increase in the deployment of edge devices that continuously process real-time sensor data under strict power, latency, and computational constraints. Digital filtering remains a critical operation in these devices, supporting tasks such as noise removal, data conditioning, and feature extraction for intelligent decision-making. However, conventional filter implementations on microcontrollers or fixed digital signal processors often struggle …
Published in International Journal of VLSI Circuit Design & Technology · Vol. 3, Issue 2, 2025 · pp. 23–34 Read article
-
Reducing Power And Improving The Speed Of Beacon Based Sdrs Using Reconfiguration Based Multirate Sampling
Abstract: AbstractIn this high-tech world the software-defined radio (SDR) plays a crucial role by increasing its applications in different sectors. The efficiency of the present software-defined radio platforms is declining gradually due to the developing wireless technologies and their increased efficiency has made the old software-defined radio less efficient. In this work, we are recommending a reconfigurable method which is proficient to increase the speed of the system by reconfiguring the …
Published in Journal of Instrumentation Technology & Innovations · Vol. 7, Issue 3, 2017 · pp. 5–10 Read article
-
Distribution Power Loss Minimization by Network Reconfiguration and DG Placement
Abstract: AbstractThe paper presents an efficient algorithm for network reconfiguration associated with DG allocation to minimize real power losses in radial distribution networks. Selective Particle Swarm Optimization algorithm (SPSO) is used to find new tie switches. Allocation of DG units has been done by new analytical approach. The proposed analytical method for optimal DG placement is developed based on a new mathematical formulation. DG type-I is used to solve the problem. …
Published in Journal of Microelectronics and Solid State Devices · Vol. 5, Issue 1, 2018 · pp. 8–19 Read article
-
Evaluating the Performance and Efficiency of Control Strategies in the Context of Reconfigurable Battery Architectures for Fast- Charging Electric Vehicle Stations
Abstract: Electric vehicles (EVs) are becoming very popular because they help to reduce pollution and save energy. But one big problem is charging, because normal charging take very long time. Many researchers study fast charging methods to make EV charging faster, safe and more efficient. Recent studies show that reconfigurable battery systems can help a lot. These system can change their connection or structure to charge faster and reduce loss. Recent …
Published in International Journal of Electrical Machine Analysis and Design · Vol. 4, Issue 2, 2026 Read article
-
Reconfigurable AES Based AEAD For Multi-Mode Operation with Lightweight Compatibility
Abstract: The proposal is for a lightweight, multi-mode, reconfigurable authenticated encryption system with associated data (AEADs) based on AES. It is challenging to effectively integrate different AEADs in hardware because each one has its own mode of operation and/or subfunctions, even though some major AEADs share several basic components (such as the XOR-Encryption-XOR (XEX) scheme, block chaining, and advanced encryption standard (AES). This paper proposes hardware that effectively combines the basic …
Published in International Journal of VLSI Circuit Design & Technology · Vol. 3, Issue 1, 2025 · pp. 54–68 Read article
-
Design and Implementation of 256-bit Vedic Multiplier on Reconfigurable Platform
Abstract: Multiplication is a fundamental arithmetic operation in digital signal processing and embedded systems. Traditional multiplier architectures often suffer from increased latency and resource utilization when scaled to higher bit widths. Vedic Mathematics, an ancient Indian technique, offers a novel and efficient alternative. This paper presents the design and implementation of a 256-bit Vedic multiplier using the Urdhva Tiryakbhyam Sutra on a reconfigurable hardware platform, specifically FPGA. The proposed architecture decomposes …
Published in Journal of Materials & Metallurgical Engineering · Vol. 15, Issue 3, 2025 · pp. 56–65 Read article
-
PSO-DFFP Technique Used for Optimal Network Reconfiguration with Dispersed Generation
Abstract: Dispersed Generation and Network Reconfiguration have been generally engaged to maintain voltage level with permissible limit and decrease the energy losses in the Distribution Systems. In this article, a Partial Swarm Optimization with Distinctive Feed Forward Propagation (PSO-DFFP) controller is developed to minimize the power losses in Dispersed Generation and network reconfiguration. Different scenarios are used to analyze the performance of developed method. The designed and developed method is effectively …
Published in Journal of Control & Instrumentation · Vol. 13, Issue 2, 2022 · pp. 1–8 Read article
-
A Novel Algorithm for an Optimal Reconfiguration of a Power Distribution System
Abstract: This paper presents a new optimization method based on the Hybrid Symbiotic organism Search Algorithm (HSOS) for the reconfiguration of a power distribution network for minimizing active power losses and maximizing voltage at each node. The HSOS method is a new metaheuristic algorithm that improves the Symbiotic organism Search (SOS) algorithm. This new technique is a combination of the SOS and the PSO (Particle Swarm Optimization) algorithm. It is applied …
Published in Journal of Power Electronics and Power Systems · Vol. 10, Issue 1, 2020 · pp. 9–17 Read article
-
Machine Learning–Guided Cognitive RF System with Dynamic FFT Resolution and Multiplier Reconfiguration for Adaptive Anti-Jamming Communication
Abstract: This paper presents a hierarchical adaptive RF communication system that integrates signal quality-based pre- processing with machine learning-driven signal classification to achieve robust and resource-efficient operation in dynamic, interference-prone environments. Unlike prior art that addresses adaptive RF, ML classification, or anti-jamming individually, this work uniquely combines real-time SNR/RSSI-based signal strength estimation with dynamic FFT size selection (64-, 256- , or 512-point) and arithmetic-level multiplier reconfiguration (CORDIC, Distributed Arithmetic, and hybrid …
Published in International Journal of Radio Frequency Innovations · Vol. 4, Issue 1, 2026 Read article
-
Analysis and Design of Frequency Reconfigurable Microstrip Patch Antenna using PIN Diode
Abstract: A reconfigurable antenna provides modify dynamically its frequency and radiation properties, which will provides the intentional redistribution of the RF currents over the antenna surface. Also this type of antennas provides the dynamical response. The difference between the smart antennas is its lies inside the antenna rather than in an external beamforming network. The proposed structure was simulated by using the High Frequency Structure Software (HFSS) version 15.0. The simulated …
Published in Journal of Mechatronics and Automation · Vol. 5, Issue 1, 2018 · pp. 17–23 Read article
-
Polarization Reconfigurable Antenna: Design and Analysis
Abstract: This paper presents an analysis and design of a polarization reconfigurable microstrip patch antenna fed with single and dual feeds operating at WLAN frequency. For a single feed structure a square patch is designed first and is perturbed for obtaining circular polarization. Using PIN diodes this design can be made to generate different polarizations. In case of a dual feed structure the radiating square patch has dual feeding provision and …
Published in Journal of Microwave Engineering and Technologies · Vol. 2, Issue 1, 2015 · pp. 1–8 Read article
-
Reconfigurable Industrial WSN in IoT Environment with Smart Sensor Interface Using FPGA
Abstract: IEEE1451 is set of standards developed by IEEE for connecting transducers to microprocessors, instrumentation systems, or control networks. These standards define TEDs for each transducer connected to system. TED stores transducer related information in memory like EEPROM. Wireless sensor network is network of distributed sensors that monitor environmental parameters and cooperatively pass data to main location through network. IEEE1451 defines standards for connecting actuators to processor in WSN. Internet of …
Published in Journal of Electronic Design Technology · Vol. 7, Issue 2, 2016 · pp. 16–23 Read article
-
Reconfiguring CMOS Driver and Receiver Pair as Pseudo NMOS for Low-swing Signaling On-chip Interconnects
Abstract: The Low power bus architecture [9, 12, 13] consists of Driver, Receiver and Interconnects in between them inside the Chip. The Low power bus architecture [1] models are classified in to Symmetric and Asymmetric [7, 11, 14, 15] based on low voltage scaling technique and very simple design principles were utilized to construct driver, receiver and interconnects. The low power bus driver has the ability to switch from a low …
Published in Journal of VLSI Design Tools and Technology · Vol. 3, Issue 1, 2013 · pp. 20–27 Read article
-
Development of System for Speech Enhancement using Combinational Adaptive LMS on Reconfigurable Platform
Abstract: Low cost and robustness makes the least mean square (LMS) algorithm most popular. Improved adaptive filter performance can be obtained by combinational approach. In this paper, for speech enhancement, we used one of such approaches known as ‘filter combination’. As our simulation results show, Fixed-Sign LMS algorithm overcome other algorithms in terms of SNR and mean square error. Keywords: Adaptive filter, speech enhancement, windows, convex combination
Published in Journal of VLSI Design Tools and Technology · Vol. 6, Issue 3, 2016 · pp. 28–34 Read article
-
A Novel Architecture of Control System Processor Using Field Programmable Gate Array
Abstract: This paper presents a reconfigurable architecture of control system processor. The performance of the proposed architecture has been evaluated by taking different controllers and phase lead and phase lag networks. We designed the architecture of the processor and realizing the architecture using adder, multiplier, delay unit and validate it in the FPGA, which show that the hardware scheme is feasible for practical application. The experimental results clearly reveal the novelty …
Published in Journal of Microcontroller Engineering and Applications · Vol. 2, Issue 2, 2015 · pp. 13–20 Read article
-
Multi-objective Optimization Methods for Various Power System Problems
Abstract: This article discusses numerous features of multi-optimization approaches as applicable to challenges relating to the optimization of power systems, such as optimum power distribution network reconfiguration, optimal distributed generator placement and sizing (allocation), optimal D-STATCOM placement and sizing (allocation), simultaneous network reconfiguration and distributed generator allocation and simultaneous distributed generator and D-STACOM allocation, are discussed. The related objectives considered in these optimization problems are also discussed with respect to the …
Published in Journal of Microcontroller Engineering and Applications · Vol. 9, Issue 1, 2022 · pp. 35–39 Read article
-
Dynamic Cellular Manufacturing System Design for Automated Factories
Abstract: In this paper, an integrated mathematical model of the multi-period cell formation in a dynamic cellular manufacturing system (DCMS) is proposed with the aim of getting the optimal cost for it. In DCMS, the formed cells in the current period may not be optimal for the next period, so the reconfiguration of the cell is needed, thus we have a tendency to use DCMS. The paper examines the influence of …
Published in Journal of Production Research & Management · Vol. 4, Issue 2, 2014 · pp. 12–30 Read article