Search
136 articles for “CMOS Circuit”
-
Gain Controlled Sinusoidal Oscillator Using Current Controlled Current Conveyors
Abstract: A gain-controlled sinusoidal oscillator circuit based on current-controlled current conveyors (CCCII) is introduced. The circuit contains three CCCIIs and two grounded capacitors and no resistor. The amplitude of the output current can be controlled electronically. Hence, the proposed topology is suitable for IC implementation. The CCCII has been implemented using 0.35 μm CMOS technology and the PSPICE simulation results are given.
Published in Journal of VLSI Design Tools and Technology · Vol. 1, Issue 1-2-3, 2011 · pp. 26–30 Read article
-
Switched Capacitor-based RC Filter
Abstract: Today we know that the demand of low voltage for low power integrated circuits (ICs) are used for growing the portable equipment in all the markets including telecommunication, computers and customer electronics with smaller size. The low voltage need for ICs is also motivated by the new dip submicron complementary metal oxide semiconductor (CMOS) technology scaling that required all transistors of smaller size. In current years, a lot of researches …
Published in Journal of VLSI Design Tools and Technology · Vol. 6, Issue 1, 2016 · pp. 32–40 Read article
-
A High Frequency and Power Efficient Memristor Emulator and Its Application
Abstract: This study presents a small, energy-efficient memristor emulator made for use at high frequencies. The proposed circuit has a simple design that only includes three n-type MOSFETs and a grounded capacitor. This means that there is no need for active components or DC biasing. This streamlined architecture not only makes things easier, but it also uses very little power, with dynamic and static power measured at 15.82 μW and 65.6 …
Published in International Journal of Electrical and Communication Engineering Technology · Vol. 3, Issue 2, 2025 · pp. 45–52 Read article
-
Power-Efficient Design Strategies for Static Random Access Memory with Memory Blocks: A Review
Abstract: For many years, CMOS technology has been able to achieve high integration density and great performance by scaling down its feature size and threshold voltage. Power consumption has been a major concern in VLSI design due to the ongoing drop in aspect ratio and the related improvements in chip density and operation frequency. SRAM is a type of random-access memory in which an interruption in power causes data loss. For …
Published in Journal of Microcontroller Engineering and Applications · Vol. 10, Issue 3, 2023 · pp. 23–32 Read article
-
Design and Implementation of Carry Select Adder based On Wallace tree Multiplier using Adiabatic Logic
Abstract: The Wallace tree multiplier construction using a carry select adder (CSA) and this paper discusses adiabaticlogic. The proposed design aims to reduce power consumption while maintaining high performance.Adiabatic logic is employed to reduce power dissipation by recycling energy during the logic transitions. TheWallace tree multiplier is used to perform fast multiplication of two large numbers by breaking down themultiplication process into smaller sub-tasks. The CSA is used as the adder …
Published in Journal of VLSI Design Tools and Technology · Vol. 13, Issue 2, 2023 · pp. 21–31 Read article
-
Experimental Study on Radiation Immunity of In-House Developed WSN Nodes
Abstract: Wireless sensor networking (WSN) technology is gaining importance in nuclear industry and its related applications. This wider acceptance of WSN can be attributed to its easy and fast deployment, reduction in cable cost, increase of system redundancy in critical applications of nuclear reactor and ease of maintenance of rotating equipment. A WSN node deployed in and around nuclear reactor may encounter gamma radiation dose, especially during some accidental conditions. Thus, …
Published in Recent Trends in Sensor Research & Technology · Vol. 3, Issue 3, 2016 · pp. 27–35 Read article
-
Suitability of Various Low Power Strategies for SRAM Design: A Survey
Abstract: In very high performance system on chip, static power dissipation plays a dominant role compared to dynamic component and it increases with technology scaling. Scaling of bulk MOSFET faces more and more challenges at 45 nm technology or below by producing short channel effect (SCE) which leads to increase in leakage current. An obstacle with bulk MOSFET at 45 nm or below gate length includes SCE, subthreshold leakage and gate …
Published in Journal of Semiconductor Devices and Circuits · Vol. 2, Issue 1, 2015 · pp. 6–13 Read article
-
A 32-Bit Booth Multiplier Design Using GDI Logic Style
Abstract: Gate diffusion input (GDI) is the newest technology of designing a low-power digital combinational circuit. This logic allows reducing power dissipation, delay and area of any digital logic circuit. The gate diffusion input logic allows implementation of a wide range of any complex logic function. These functions can be realized using only two transistors. This technique is preferred for designing fast using less number of transistors while improving logic level …
Published in Trends in Electrical Engineering · Vol. 5, Issue 3, 2015 · pp. 1–5 Read article
-
Schmitt-Trigger Based 12T SRAM Cell with Enhanced Stability
Abstract: In this work, we present a single-ended Schmitt-trigger (ST) based 12T static random access memory (SRAM) cell. The proposed cell employs cross-point data aware write structure, and thus supports bit interleaving architecture to mitigate soft errors. The proposed cell does not suffer from read disturbance as bit line is completely isolated from bit storage node. Simulation is done on 180 nm CMOS technology on Cadence. Read static noise margin (RSNM) …
Published in Journal of Semiconductor Devices and Circuits · Vol. 5, Issue 1, 2018 · pp. 5–10 Read article
-
Thin-Film Quantum Photonic Technologies for Quantum Teleportation
Abstract: One of the most important protocols in distributed quantum computing and quantum communication is quantum teleportation, which allows quantum information to be sent between distant nodes without actually sending the quantum particle. The teleportation process is fundamentally based on quantum entanglement, Bell state measurements, and classical communication channels, which collectively allow the accurate reconstruction of an unknown quantum state at a remote location. In recent years, rapid progress in integrated …
Published in Journal of Thin Films, Coating Science Technology & Application · Vol. 13, Issue 2, 2026 · pp. 01–19 Read article
-
Logic Optimization Algorithm based on Shannon’s Expansion: Reduction in Area, Power and Delay for Pass Gate Implementation
Abstract: The reduction in hardware requirement for any application does not only guarantee the reduction of chip area but also significantly reduces the corresponding power consumption and delays. Hence, any heuristic used to reduce the hardware requirement for given logic is always well justified. In this paper, the number of pass gates required to implement the given Boolean Logic is reduced by sizeable amount with use of the proposed algorithm for …
Published in Journal of VLSI Design Tools and Technology · Vol. 3, Issue 2, 2013 · pp. 24–34 Read article
-
Comparative Analysis of MOSFET, CNTFET and NWFET for High Performance VLSI Circuit Design: A Review
Abstract: Nanowires are inimitable materials for considering phenomenon in nanoscale regime. Nanowires development exhibits ample of applications by controlling their, structure, composition as well as their electrical properties. This paper review diverse types of nanowires, nanowire field-effect transistor (NWFET) structure and their comparison with novel devices. Firstly, this paper describes different types of nanowires and nanowire heterostructure that shows nanowire heterostructures eliminates various factors that limit the performance of homogeneous nanowire …
Published in Journal of VLSI Design Tools and Technology · Vol. 6, Issue 2, 2016 · pp. 19–32 Read article
-
A Review of Electrical Conduction, Optical Sensing, and Semiconductor Device Innovations
Abstract: Electrical conduction and semiconductor device technologies form the backbone of modern electronic and sensing systems. This review presents a comprehensive analysis of conduction mechanisms across different materials, including conductors, semiconductors, and insulators, with particular emphasis on charge carrier behavior, resistivity, and energy band structures. The study highlights how variations in material properties and external conditions influence electrical performance and device efficiency. The paper further explores advancements in semiconductor devices, focusing …
Published in Journal of Semiconductor Devices and Circuits · Vol. 13, Issue 1, 2026 · pp. 10–18 Read article
-
Time Domain Analysis in an On-chip High Speed RLCG Interconnection Network at 0.18 µm Technology
Abstract: In this model, the time domain waveform is evaluated for calculation of delay time, peak time, settling time, damping ratio and natural frequency for a second order RLCG interconnect network. It can also be used for multiple interconnect systems but for higher order systems it is ignored due to accurate analysis. The model is applied to a single resistance-inductance-capacitance-conductance model which can also be extended to multi-interconnect systems to analyze …
Published in Journal of VLSI Design Tools and Technology · Vol. 1, Issue 1-2-3, 2011 · pp. 57–67 Read article
-
Comparative Analysis of Class-AB Voltage Follower using DTMOS Transistor
Abstract: This paper describes a topology of voltage follower Class-AB Voltage Follower like Translinear voltage follower using MOS and DTMOS Transistor. The circuits are simulated in 90 nm technology. The results are used to compare the performance of the above voltage followers. All analysis was supported by the simulation results. The analysis are made in terms of gain, bandwidth and transient response using ELDO spice, IC station and Design architect of …
Published in Journal of VLSI Design Tools and Technology · Vol. 5, Issue 2, 2015 · pp. 64–70 Read article
-
Complementary Metal Oxide Semiconductor Readout Integrated Circuit for Imaging Applications
Abstract: In this paper presents a novel continuous-time simultaneous-readout scheme for active imaging systems based on orthogonal modulation of photo detector signals. The superimposed-continuous-time approach presented here differs from the conventional scheduled-discrete-time scheme in that the photo detector signals are summed in a common bus concurrently and then converted to voltage levels for digitization. We illustrate that our proposed architecture may be profitable. Predominantly, in solicitations, the bandwidth necessities for a …
Published in Journal of Semiconductor Devices and Circuits · Vol. 2, Issue 2, 2015 · pp. 5–8 Read article