Search
369 articles for “Node”
-
Cubic B-splines for Isogeometric Analysis of Laminated Composite Plates Subjected to Hygroscopic Loading Using Classical Laminated Plate Theory
Abstract: Composite laminates are inevitably used in several engineering structures due to their high strength and stiffness to weight ratio. The laminates are subjected to change in moisture content and the flexural behavior leads to change in the strength. Presence of moisutre may induce residual stresses and strains. Isogeometric analysis is a well-proven method to perform analysis of laminated composite plates. The main focus of this study is to apply isogeometric …
Published in Journal of Polymer & Composites · Vol. 9, Issue 3, 2021 · pp. 19–32 Read article
-
Drive Smart: Revolutionizing Automobile Transportation with IoT
Abstract: The main aim of this paper is to summarize importance of IoT which will monitor small scale industrial applications. Conveyors are durable and reliable components used in industries for transporting material. To control the acceleration and dynamic tension, the operator must be present and ensure everything is going under control. Other applications include food processing units, bottling plants, and wood log processing companies. The system is designed using Arduino, relay …
Published in Journal of Production Research & Management · Vol. 13, Issue 1, 2023 · pp. 11–17 Read article
-
Identifying Weightages Based on World Bank Data
Abstract: This paper states Conceptual hierarchy of World Bank data which represents the relationship between objects or concepts in a hierarchical form. The work presented here focuses on creating hierarchies which have relationship between parent and child nodes but not between siblings. A multi-level hierarchy (conceptual relationship knowledge) can be generated from a set of questionnaire survey of World Bank data by applying factor analysis and decision tree induction techniques. The …
Published in Journal of Production Research & Management · Vol. 5, Issue 2, 2015 · pp. 1–10 Read article
-
Schmitt-Trigger Based 12T SRAM Cell with Enhanced Stability
Abstract: In this work, we present a single-ended Schmitt-trigger (ST) based 12T static random access memory (SRAM) cell. The proposed cell employs cross-point data aware write structure, and thus supports bit interleaving architecture to mitigate soft errors. The proposed cell does not suffer from read disturbance as bit line is completely isolated from bit storage node. Simulation is done on 180 nm CMOS technology on Cadence. Read static noise margin (RSNM) …
Published in Journal of Semiconductor Devices and Circuits · Vol. 5, Issue 1, 2018 · pp. 5–10 Read article
-
Performance Analysis of Bootstrapping Techniques to Overcome the Threshold Voltage Drop in NMOS Logic Design
Abstract: Abstract: In this paper, we study the concept of bootstrapping techniques and analyzed its performance in digital CMOS circuits. These bootstrapping circuits are used to increase the gate voltage of transistors so that drain node voltage can be pulled high to overcome the threshold voltage drop problem in NMOS logic design. Also discuss the drawback associated with voltage bootstrapping techniques in NMOS logic design that is sneak path problem between …
Published in Journal of Semiconductor Devices and Circuits · Vol. 6, Issue 1, 2019 · pp. 15–20 Read article
-
Analysis of Operational Transconductance Amplifier using Low Power Techniques
Abstract: The paper presents a low power design of Current Mirror based Operational Transconductance Amplifier. The analysis of operational transconductance amplifier has been carried out using conventional gate-driven and low power techniques realised with quasi-floating gate, bulk-driven and bulk-driven quasi-floating gate transistors. The comparative analysis of performances of the amplifiers designed using the above techniques indicate that the best performance is achieved by bulk-driven quasi-floating gate approach. Using bulk as input, …
Published in Journal of Semiconductor Devices and Circuits · Vol. 2, Issue 1, 2015 · pp. 14–22 Read article
-
T-π Network Simulation and Thevenin- Norton Equivalent Circuit Values From Laplace Description Using Pspice Software
Abstract: From the conversion methods of T-π (star-delta) for impedances circuits, the behavioral modeling of Pspice simulation program is used to obtain equivalent circuits using LAPLACE option. The conversions are verified for two types of circuits by obtaining AC values of voltages and currents at various nodes and branches using Pspice computer simulations. There are many ways of expressing Thevenin/Norton equivalent circuit parameters such as (a) as real numbers for pure …
Published in Journal of Semiconductor Devices and Circuits · Vol. 9, Issue 2, 2022 · pp. 43–58 Read article
-
CONVERSION BETWEEN T-π OF NETWORKS USING PSPICE CIRCUIT SIMULATION
Abstract: Any passive network can be represented by their equivalent in either T-π (star-delta)model. From the conversion methods of T-π (star-delta) for resistive circuits, the behavioural modeling of Pspice simulation program, in which various mathematical equations could be represented by non-linear voltage/current dependent sources, is used to obtain equivalent circuits using DC option. The resistors are represented by their linear voltage/current relation. The zero voltage sources are used to measure currents …
Published in Journal of Semiconductor Devices and Circuits · Vol. 9, Issue 3, 2022 · pp. 9–14 Read article
-
Analysis of Specially Configured Large Ferrocement Water Tank
Abstract: Ferrocement construction technology is quite popular throughout the world for a long time. Ferrocement, a thin element composite of cement concrete mortar, wire mesh with skeleton steel is used as a building construction as well as a repair material. In this work, a special configuration is selected with different bar arrangement used for supporting skeleton steel in a large ferrocement water tank. Welded wire mesh is used in this water …
Published in Journal of Structural Engineering and Management · Vol. 6, Issue 3, 2019 · pp. 12–19 Read article
-
Performance Evaluation of Multiple Data Rates Flying Ad Hoc Networks Using Rayleigh Fading
Abstract: AbstractAn exertion has been made to delineate the execution of the Rayleigh fading channel models by utilizing QualNet test system as far as QoS parameters are concerned. A situation has been created here for the Rayleigh fading channels with different parameters. The parameters such as data rate and speed of nodes play very important role in the performance analysis and design of the flying ad hoc network over the multipath …
Published in Journal of Telecommunication, Switching Systems and Networks · Vol. 5, Issue 2, 2018 · pp. 8–14 Read article
-
Performance Analysis of Flying Ad Hoc Network with Different Antennas Using Ricean Fading
Abstract: AbstractWith regards to FANET, utilization of directional antenna can to a great extent decrease the radio interference, in this way enhancing the use of wireless medium and thus the system throughput. Execution of FANET is low under the omnidirectional antenna system contrasted with smart antenna system when Ricean fading model is utilized. Directional antenna covers huge zone and transmits extensive no. of packets, since it centers in the desired direction …
Published in Journal of Telecommunication, Switching Systems and Networks · Vol. 5, Issue 2, 2018 · pp. 1–7 Read article
-
Practical Implementation of Routing Protocol in MANETs
Abstract: AbstractPlethora of work has been done in the past to find out the solution of problems and major difficulties faced by the mobile adhoc networks. Currently , the mobile adhoc networks faces the problem of routing mechanisms [1] , power consumptions, rapid topology changes due to mobile nature of the MANETS node. This paper describes about the various steps of configurations that are needed to implement the route agreement protocol …
Published in Journal of Telecommunication, Switching Systems and Networks · Vol. 5, Issue 3, 2018 · pp. 25–31 Read article
-
Analysis of Wireless Tactical Network (WTN)
Abstract: AbstractIn the present paper the goal of the WTN program was to develop an adaptive networking capability that dramatically improved performance and reduced communication failures in complex communication networks. The past decades have witnessed advances in computing and communication technologies. Faster, smaller and more reliable devices enable communications with rapid, efficient information dissemination between mobile. These advantages are on demand setup, fault tolerance, node’s increased mobility, self-organizing connectivity, adaptive, scalable …
Published in Journal of Telecommunication, Switching Systems and Networks · Vol. 6, Issue 3, 2019 · pp. 31–37 Read article
-
Performance Enhancement of Cognitive Radio Spectrum Sharing (CRSS) with MIMO System
Abstract: A key challenge in operating cognitive radios (CRs) in a self-organizing (ad hoc) network is to adaptively and efficiently allocate transmission powers and spectrum among CRs according to the surrounding environment. Cognitive radio networks will provide high bandwidth to mobile users via heterogeneous wireless architectures and dynamic spectrum access techniques. CR networks inflict challenges due to the fluctuating nature of the available spectrum, as well as the diverse QoS requirements …
Published in Journal of Telecommunication, Switching Systems and Networks · Vol. 2, Issue 3, 2015 · pp. 13–18 Read article
-
Area and Power Improvement with New Initial Ordering Method Combined with Sift Algorithm for BDD Mapped Circuits
Abstract: Digital circuits are the important elements in almost every electronic design. As the size of electronic ICs are shrinking rapidly, the minimization of the circuit elements and power consumption became more focused area of VLSI research. In this paper, we have introduced a new method for reduction of area and power of binary decision diagram mapped circuits. Binary decision diagrams are used to represent digital functions in VLSI CAD. It …
Published in Journal of VLSI Design Tools and Technology · Vol. 8, Issue 2, 2018 · pp. 67–71 Read article
-
Circular Retiming technique to design Optimized Least Mean square architecture for adaptive filter
Abstract: Circular retiming improves performance and power consumption of the Least Mean Square (LMS) adaptive filter. It is implemented for weight updated block and error computational block to minimize the adaptive filter error without violating the functional equivalence output. Here, filter multiplication block is updated in a circular convolution format and is retimed to reduce the dynamic power consumption. Additional retime flip-flops shows better performance result compared with the existing state-of-the-art …
Published in Journal of VLSI Design Tools and Technology · Vol. 8, Issue 3, 2018 · pp. 1–9 Read article
-
Which is the Best 10T Static CMOS Full Adder for Ultralow-Power Applications?
Abstract: This paper presents the analysis of various 10-transistor CMOS 1-bit full adder circuits in terms of their output levels and finds out the suitable adder cell at 200 mV in subthreshold region at 16-nm technology node for ultra-low power applications. This paper also provides worst case output levels (sum and carry) of all the analyzed adder cells (which are presented in the paper) for various input combinations.Keywords: CMOS, carry, 2:1 …
Published in Journal of VLSI Design Tools and Technology · Vol. 5, Issue 1, 2015 · pp. 45–50 Read article
-
Design of Energy Efficient Clock System
Abstract: Energy efficiency is a key metric for energy constrained Ultra Low Power (ULP) VLSI applications such as wireless sensor nodes, pace makers, hearing aids etc. These applications need clock system in their signal processing and communication sub-system. Moreover, clock system plays a vital role in governing the reliability, power consumption and performance of synchronous system. In today’s era of portable electronics, power consumption has emerged as a forefront design metrics. …
Published in Journal of VLSI Design Tools and Technology · Vol. 9, Issue 2, 2019 · pp. 1–7 Read article
-
Modelling of Skin Effect in On-Chip VLSI RLC Global Interconnect
Abstract: This paper addresses one of the aspects of the high frequency effects, namely the skin effect. The basicproblem with skin effect is that it attenuates the high frequency components of a signal more than that ofthe low frequency components. Due to the increase in operating frequency and die sizes, RC models arebecoming insufficient for analysis of global VLSI interconnects. Accurate noise modelling for RLC lines isthus critical for timing and …
Published in Journal of VLSI Design Tools and Technology · Vol. 1, Issue 1-2-3, 2011 · pp. 31–44 Read article
-
Design of Single Bitline Novel 5T SRAM Cell to Reduce The Power Dissipation Using Cadence
Abstract: Fast growing field of IC technology is persistently demanding for low power consumption and efficient solution. Most of the available SRAM designs are based on standard 6T SRAM cell in addition to other circuit and transistors count. A novel 5T CMOS SRAM is presented in this paper, for simultaneously minimizing power consumption and an improving process speed. The presented unique 5T SRAM cell employs single bitline for read/write function. Implementation …
Published in Journal of VLSI Design Tools and Technology · Vol. 6, Issue 1, 2016 · pp. 49–54 Read article