STM Journals Peer-reviewed research from Consortium e-Learning Network

Journal of VLSI Design Tools and Technology

Survey on Built in Self-Test (BIST) for FPGA Application

  1. M. Fatima
  2. Shubham Sahu

Abstract

The integration of Field- Programmable Gate Arrays (FPGAs) in various applications has surged in recent years due to their flexibility and reconfigurability. However, ensuring the reliability and functionality of these FPGAs is a critical concern. Built-in Self-Test (BIST) techniques have emerged as a promising solution to address this challenge by providing on-chip testing capabilities. This survey explores the landscape of BIST methodologies specifically tailored for FPGA applications. The study delves into various BIST approaches, including deterministic and probabilistic techniques, highlighting their advantages, limitations, and suitability for different FPGA architectures. Additionally, the survey investigates the impact of BIST on areaoverhead, power consumption, and test coverage.

Keywords

Support