Search
2 articles for “design of the data path structure of the filter”
-
Hardware Implementation of a Multistage Low Pass Sigma Delta Modulator
Abstract: The overall objective of this paper is to describe the design, simulation and observation of the hardware implementation of a multi stage low-pass sigma delta modulator on FPGA architecture using modelsim. The objective of this paper is shown first by describing a low-pass multistage for D/A sigma delta modulator. The next step involves a detailed evaluation of various accumulator based MASH structures which is then modeled in MATLAB and SIMULINK …
Published in Research & Reviews: A Journal of Embedded System & Applications · Vol. 3, Issue 3, 2015 · pp. 13–21 Read article
-
FPGA Implementation of Variable Step Size Adaptive Filters for Signal De-noising
Abstract: This paper presents the design and implementation of a variable step size 40 order adaptive filter for de-noising acoustic signals. Four different adaptive filters (LMS, Sign-Data, Sign-Error and Sign-Sign) were designed using three different structures, viz., direct form, transposed and the proposed structure and their de-nosing performance was compared. Further, the filters were implemented on three different Field programmable gate arrays (FPGAs), viz., Spartan 6, Virtex 6 and Viretx 7 …
Published in Journal of Semiconductor Devices and Circuits · Vol. 1, Issue 3, 2014 · pp. 7–19 Read article