STM Journals Peer-reviewed research from Consortium e-Learning Network

Journal of VLSI Design Tools and Technology

Comparative Analysis of CMOS CNFET and Memristor Based Full Adder Circuits and CMOS Memristor Based Multiplexer Circuits

  1. Rumaisa Uzma
  2. M. A. Sayyad

Abstract

Continued developments in microelectronics technology have led to a myriad of new compute-intensive applications at the micro-edge, such as artificial intelligence and signal and image processing. Multiplication is a crucial arithmetic process in such applications. However, large logic complexities typically seen in traditional multipliers generate combinatorial blocks with long chains of cascaded carry addition. As such, energy efficiency has remained a primary design challenge for these applications, when powered by batteries or emerging energy harvesters. Hardware multipliers are an essential component of signal processes and related algorithms embedded within numerous multimedia and communication systems. In Arithmetic Logic Unit (ALU) one-bit full adder is one of the most repeatedly used digital circuit component which is most integral functional unit of all computational circuit. In this paper CMOS CNFET, Memristor based full adder and Multiplexer circuits are implemented at 45nm, 180nm and 32nm technology and performance parameters such as Power Delay Product (PDP), Propagation Delay and Power Consumption are compared using Cadence Virtuoso, HSPICE and LTSPICE simulator software.

Keywords

Support