STM Journals Peer-reviewed research from Consortium e-Learning Network

Journal of Advancements in Robotics

Half Adder Using Different Design Styles: A Review on Comparative Study

  1. Anju Rajput
  2. Tripti Dua
  3. Dr. Renu Kumawat
  4. Dr. Avireni Srinivasulu

Abstract

AbstractA half adder is a digital logic circuit that performs addition of two single bit binary numbers. Generally, in various types of processors, adders are used to perform arithmetic and logical operations .In this paper, working of half adder is analysed by designing it by using three different logic styles, i.e., CMOS logic, Transmission Gate Logic (TGL) and Pass Transistor Logic (PTL). The comparison has been made between the circuits on the basis of their power consumption and transistor count. Simulation of the circuits is carried out using HSPICE tool at 45 nm, 32 nm and 16 nm technologies at 1V power supply. After simulation it is observed that power consumption is lowest when the adder is implemented by transmission gate as compared to CMOS and PTL design styles whereas transistor count is minimum in case of PTL design style. It is also inferred that CMOS gives the best performance out of the three design styles.

Keywords

References (12)

  1. R.K. Anand, K. Singh, P. Verma , A. Thakur. Design of Area and Power Efficient Half Adder Using Transmission Gate. international Journal of Research in Engineering and Technology . vol. 04, pp. 122–125, Apr 2015.
  2. Arun Pratap Singh Rathod, Brijesh Kumar, S.C. Yadav and Poornima Mittal . Low power VLSI design using pass transistor logic . National Technical Expo. 2014 Jointly by NRDC New Delhi and Graphic Era University Dehradun, April 2014. Transmission Gate Pass Transistor CMOS Power 6.3361E-09 1.8031E-05 6.6220E-09 6.3361E-09 1.8031E-05 6.6220E-09 0.0000E+00 4.0000E-06 8.0000E-06 1.2000E-05 1.6000E-05 2.0000E-05 Power Consumption Design Style Comparison in 32 nm Transmission Gate Pass Transistor CMOS Power 7.6242E-10 2.8715E-05 1.5063E-09 7.6242E-10 2.8715E-05 1.5063E-09 0.0000E+00 6.0000E-06 1.2000E-05 1.8000E-05 2.4000E-05 3.0000E-05 3.6000E-05 Power Consumption Design Style Comparison in 16 nm Journal of Advancements in Robotics Volume 7, Issue 3 ISSN: 2455-1872 JoARB (2020) 26-32 © STM Journals 2020. All Rights Reserved Page 32
  3. Y. Syamala, K. Srilakshmi and N. Somasekhar Varma. Design of Low Power CMOS logic circuits using gate diffusion input technique . International Journal of VLSI Design & Communication System . vol. 4, pp. 5–8, Oct. 2013
  4. Ishika Sharma and Rajesh Mehra . Delay Analysis of Half Subtractor using CMOS and Pass Transistor Logic . International Journal of Computer Application, vol. 141, pp. 12–16, May 2016.
  5. B Prave en and S.B . Vinay Kumar . 2n: 1 Reversible Multiplexer and its Transistor Implementation. International Journal of Computational Engineering Research. vol. 2, pp. 182–189, Jan-Feb 2012.
  6. A. Divyadharshini. implementation of Full adder Using CMOS Logic Styles Based on Double Gate MOSFET . International Journal of Scientific & Engineering Research, vol. 5, pp. 210–216, May 2014.
  7. Manisha Archana. A Comparative study of full adder using static CMOS logic style . IJRET: International Journal of Research in Engineering and Technology, vol. 03, pp. 489–494, Jun 2014.
  8. Arun Pratap Singh Rathod, Praveen Lakhera, A.K. Baliga, Poornima Mittal and Brijesh Kumar . Performance Comparison of Pass Transistor and CMOS logic Confi guration based De - Multiplexers. International Conference on Computing Communication and Automation. pp. 1433–1437, 2015.
  9. Prashant Kumar, Navaneet Singh Bhandari, Lokesh Bhargav, Rashmi Rathi, S.C. Yadav. Design of Low Power and Area Efficient Half Adder us ing Pass Transistor and Comparison of various Performance Parameters . International Conference on Computing, Communication and Automation . pp. 1477–1482, 2017.
  10. Rajesh PYLA, L V Santosh Kumar Y and H K Raghu Vamsi . Full Adder Designs Using Low Power Full Sw ing Xor and Xnor Structures . International Journal of Innovative Technology and Exploring Engineering (IJITEE). pp.198–203,2019.
  11. Jitendra Kumar Saini, Avireni Srinivasulu, and Renu Kumawat . A Low Power -High Speed CNTFETs Based Full Adder Cell with Overflow Detection . Micro and Nanosystems. pp.80–87, 2019.
  12. Hamed Naseri and Somayeh Timarchi . Low-Power and Fast Full Adder by Exploring New XOR and XNOR Gates . IEEE transaction on very large scale integration (VLSI) systems. pp.1–13,2018 Cite this Article Anju Rajput, Tripti Dua, Renu Kumawat, Avireni Srinivasulu . Half Adder Using Different Design Styles: A Review on Comparative Study . Journal of Advancements in Robotics . 2020; 7( 3): 25–32p.
Support