A Circuit Approach for CMOS VLSI Circuit Leakage Power Reduction

Prajyant Pathak; Sateesh Kourav

Abstract

Despite the fact that scaling CMOS technology boosted speed, leakage currents always remained an issue. The issue has gotten worse as the scaling has gone into the UDSM (ultra-deep-submicron) range. In order for the circuit to function effectively, these unwanted leakage currents must be reduced to a minimum. It is challenging to create these leakage-free nano-scale CMOS circuits. In this work, the issue of leakage power is addressed, which occurs when device channel lengths fall below 100 nm. We propose a circuit technique for reducing device leakage currents by adjusting the voltage at the MOSFET source terminus. The suggested solution decreases the CMOS inverter’s static and total power dissipation by 98% and 30%, respectively. According to simulation studies, employing the same technique, NAND and NOR gates achieved total power improvements of 15.90% and 18.88% over traditional designs, respectively. The proposed method is investigated, and simulation results of an 11-stage CMOS ring oscillator are given Circuits constructed in the manner described yield PDP (Power-Delay Products).

Abstract

Keywords