STM Journals Peer-reviewed research from Consortium e-Learning Network

Journal of VLSI Design Tools and Technology Original Research

Design and Implementation of Low Latency 16-bit Full Adder

  1. Sandeep N. Uttarkar Department of Electronics and Instrumentation Engineering, R.V. College of Engineering (An Autonomous Institution, affiliated to VTU Belagavi), Banglore
  2. K. B. Ramesh Department of Electronics and Instrumentation Engineering, R.V. College of Engineering (An Autonomous Institution, affiliated to VTU Belagavi), Banglore

Abstract

In the new age world, modern technology has vast applications in various fields of engineering, medicine, and others. Digital electronics processing and systems play a vital role in the analysis and computation of data representation. Electronic systems have gradually become faster and smaller scale. The primary structural element of any modern ALU-based processor is an adder. Addition is a well-known extremely basic function that is employed in nearly all computing processes. The performance of the adder circuit will therefore greatly affect the performance of the CPU. In terms of frequency, general adders like half adders, full adders, ripple-carry adders, carry skip adders, and carry look-ahead adders don't meet the demands of high-performance processors. To fulfill the required specifications, we suggest in this work a high-frequency 16-bit full-adder architecture. This architecture was simulated using Verilog on the Xilinx ISE 14.7 tool, and it was then built on the field-programmable gate array (FPGA) families.

Keywords

References (10)

  1. Puneeth P, Singh Raghuvanshi A, Yadav S. Design and Implementation of High Frequency 16-bit full adder on FPGA Families. 2023 4th International Conference for Emerging Technology (INCET). 2023:1-7. doi:10.1109/incet57972.2023.10170506
  2. Zadiraka VK, Tereshchenko AM. Parallel Methods of Representing Multidigit Numbers in Numeral Systems for Testing Multidigit Arithmetic Operations. Cybernetics and Systems Analysis. 2022;58(6):991-1007. doi:10.1007/s10559-023-00534-w
  3. Yadav S. Interconnect Paradigm Shift Towards Networks-on-Chip in Manycore Processors: A Review on Challenges. Lecture Notes in Networks and Systems. 2022:685-695. doi:10.1007/978-981-19-0707-4_62
  4. Chouhan M, Raghuvanshi AS, Muchahary D. FPGA Implementation of High Performance and Energy Efficient Radix-4 based FFT. 2022 2nd Asian Conference on Innovation in Technology (ASIANCON). 2022:1-5. doi:10.1109/asiancon55314.2022.9908613
  5. Kandpal J, Tomar A, Agarwal M, Sharma KK. High-Speed Hybrid-Logic Full Adder Using High-Performance 10-T XOR–XNOR Cell. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2020;28(6):1413-1422. doi:10.1109/tvlsi.2020.2983850
  6. Cong H, Li M, Pedram M. An 8-b Multiplier Using Single-Stage Full Adder Cell in Single-Flux-Quantum Circuit Technology. IEEE Transactions on Applied Superconductivity. 2021;31(6):1-10. doi:10.1109/tasc.2021.3091963
  7. Rafiee M, Shiri N, Sadeghi A. High-Performance 1-Bit Full Adder With Excellent Driving Capability for Multistage Structures. IEEE Embedded Systems Letters. 2022;14(1):47-50. doi:10.1109/les.2021.3108474
  8. Boutros A, Betz V. FPGA Architecture: Principles and Progression. IEEE Circuits and Systems Magazine. 2021;21(2):4-29. doi:10.1109/mcas.2021.3071607
  9. Babu P, Parthasarathy E. Reconfigurable FPGA Architectures: A Survey and Applications. Journal of The Institution of Engineers (India): Series B. 2020;102(1):143-156. doi:10.1007/s40031-020-00508-y
  10. Kanojia A, Agrawal S, Lorenzo R. Comprehensive Analysis of a Power-Efficient 1-Bit Hybrid Full Adder Cell. Wireless Personal Communications. 2023;129(2):1097-1111. doi:10.1007/s11277-023-10177-x
Support