1 publication

• Published Subscription 20 Apr 2019

  Design of Slew Aware Clock Distribution Network for Ultra Low Power Sub-threshold Applications

  By Rupali Ashok Walunj, Sachin Dattatraya Pable, Gajanan Kashiram Kharate

  Abstract: Clock distribution network consumes significant amount of power due to its high switching activity. The high power consumption issue can be satisfactorily addressed by the sub-threshold operation of device, however at the cost of degraded performance and magnified variability. This paper investigates the suitability of conventional clock distribution network for sub-threshold regime and proposes a novel strategy of having an optimized uniform H-tree with a pair of buffer only at …

  Published in Journal of VLSI Design Tools and Technology · Vol. 9, Issue 1, 2019 · pp. 22–37 Read article →