STM Journals Peer-reviewed research from Consortium e-Learning Network

3 publications

  • Published Subscription

    Design and Analysis of Bootstrap Sample and Hold Circuit

    By ankush chunn, Harsh Sohal

    Abstract: This paper describes the design and implementation of open-loop sample and hold-circuit using bootstrap technique, which can be used as front end sampling circuit for high-speed analog-to-digital converters. Different design criteria, viz., speed, power, resolution, linearity, noise and harmonic analysis have been dealt with. Both theoretical analysis and simulation results are carried out. The bootstrap circuit is designed and then compared in a 0.18 and 0.35 μm CMOS process. It …

    Published in Journal of Electronic Design Technology · Vol. 5, Issue 3, 2014 · pp. 7–14 Read article

  • Published Subscription

    1-Bit Full Adder's Analysis and Comparison

    By ankush chunn, Vijay Kumar Sherawat

    Abstract: The full adder circuit forms the basis of majority of digital circuits. Improvement in a basic full adder circuit in terms of area, power and delay affect the performance of whole system. It becomes compulsory to investigate and analyze the performance of implementation of full adder circuit in literature, till now. In this paper, a study is carried out to look into performance parameters of full adder circuit using different …

    Published in Journal of Electronic Design Technology · Vol. 6, Issue 2, 2015 · pp. 1–6 Read article

  • Published Subscription

    Design of Low Power Resistor Less Flash ADC for UWB Receiver Applications

    By ankush chunn, rakesh kumar sareen

    Abstract: In this paper, two designs of flash analog to digital converters (ADCs) based on threshold inverter quantization (TIQ) technique are presented. The parallel threshold inverter quantization (PTIQ) flash ADC exploits the advantage of reduction in capacitance and power consumption if the transistors are placed in parallel. Another design called low voltage tunable body bias (LVTBB) PTIQ ADC operates at near threshold voltage level to minimize the power consumption. The PTIQ …

    Published in Journal of VLSI Design Tools and Technology · Vol. 6, Issue 3, 2016 · pp. 71–87 Read article

Support