design of the data path structure of the filter
1 article · search the full text for this term
-
Hardware Implementation of a Multistage Low Pass Sigma Delta Modulator
Abstract: The overall objective of this paper is to describe the design, simulation and observation of the hardware implementation of a multi stage low-pass sigma delta modulator on FPGA architecture using modelsim. The objective of this paper is shown first by describing a low-pass multistage for D/A sigma delta modulator. The next step involves a detailed evaluation of various accumulator based MASH structures which is then modeled in MATLAB and SIMULINK …
Published in Research & Reviews: A Journal of Embedded System & Applications · Vol. 3, Issue 3, 2015 · pp. 13–21 Read article