Implementation of Floating Point Multiplier Using Dadda Algorithm

Nithyashree S.; Karthik S.

doi:10.37591/jomtra.v3i1.643

Abstract

Floating point multiplication is very useful in all the computation applications like in arithmetic operation, DSP application etc. To achieve higher speed of the mantissa, multiplication is done using Dadda multiplier which works on the basis of Dadda algorithm. Through this architecture we gain high speed with a maximum frequency and also reduce the number of gates compared to existing multipliers; and through floating point format it is possible to handle overflow or underflow conditions. This multiplier is implemented using verilog HDL and targeted for Spartan3A and 3ANFPGA and the comparison is done with the Xilinx floating point multiplier core.Keywords: Dadda algorithm, floating point standard format, single precision, FPGA, VHDLCite this ArticleNithyashree S, Karthik S. Implementation of Floating Point Multiplier Using Dadda Algorithm. Journal of Multimedia Technology & Recent Advancements. 2016; 3(1): 16–22p.