STM Journals Peer-reviewed research from Consortium e-Learning Network

Journal of Microcontroller Engineering and Applications

Design and Implementation of Low Power Priority Encoder

  1. C. Ramesh Kumar Reddy
  2. Koneti Anusha
  3. K. Aravind Kumar
  4. G. Eshwar Raj

Abstract

Nowadays, low-power devices are widely used in VLSI design technology because they can reduce power consumption and power dissipation. To achieve this, various low-power techniques are utilized to minimize device power losses. This project focuses on analyzing the performance of priority encoders in different low-power technologies for Flash Type ADC. Moreover, the power consumption of these technologies is compared with the conventional CMOS design. Each of these techniques offers distinct benefits depending on the operational logic. The purpose of this project is to compare low-power techniques to arrive at the optimal technique for designing a low-power priority encoder for a flash ADC A low-power priority encoder implementation in a flash ADC arrives at the best design among the low-power techniques referenced and compared from the literature.

Keywords

Support