1 publication
-
Published Subscription
Review of Design and Implementation of Adder with Increasing Bits by Using Constant Delay Logic StyleBy Megha Hulkey, Harshvardhan Upadhyay
Abstract: A different logic style including the constant logic style is proposed in this paper which is helpful in increasing the high speed applications. It is suitable for implementing the complicated arithmetic expressions. The objective of this paper is to reduce the delay, noised margin and power consumption. The transistor for minimal power delay product and energy delay product is proposed in this paper. The design and implementation of adder in …
Published in Journal of VLSI Design Tools and Technology · Vol. 5, Issue 2, 2015 · pp. 38–41 Read article →