STM Journals Peer-reviewed research from Consortium e-Learning Network

Journal of Operating Systems Development & Trends

Performance Analysis of Junctionless SONOS Memory

  1. Akansha Shrivastava
  2. Sanjeev Patel

Abstract

AbstractThis paper presents the performance analysis of the JL SONOS device electrical characteristics of the two different types of device i.e., one built on BULK substrate and other over the SOI substrate. The difference in the properties and its related impact on the device performance will be discussed through physical interpretations and mathematical equations. Simulation of both devices is done by taking same device dimension and parameter to check the program and erase characteristics and compared on the basis of improved memory characteristics. In the memory device, variation occur in the characteristics of device, have been discussed. To achieve the required memory performance bulk doping is used as tunning parameter. The erasing efficiency of the JL bulk SONOS memory cell is better and JL SOI SONOS memory cell exhibits larger memory window within a specified program time.

Keywords

References (10)

  1. Y.N. Tan, W.K. Chim, W.K. Choi, M.S. Joo, B.J. Cho. Hafnium Aluminum Oxide as Charge Storage and Blocking -Oxide Layers in SONOS -Type Nonvolatile Memory for High -Speed Operation; IEEE Transactions on Electron Devices, vol. 53, no. 4, April 2006.
  2. C.H. Lee, K.I. Choi, M.K. Cho, Y.H. Song, K.C. Park , K. Kim . A Novel SONOS Structure of Si02/SiN/A1203 with TaN metal gate for multi -giga bit flash memories; Semiconductor R&D Center, Memory Business, Samsung Electronics Co., Ltd.
  3. Y.N. Tan, W.K. Chim, W.K. Choi, M.S. Joo, B.J. Cho. Hafnium Aluminum Oxide as Charge Storage and Blocking -Oxide Layers in SONOS -Type Nonvolatile Memory for High -Speed Operation; IEEE Transactions on Electron Devices. vol. 53, no. 4, April 2006.
  4. C.H. Lee, K.I. Choi, M.K. Cho, Y.H. Song, K.C. Park , K. Kim . A Novel SONOS Structure of SiO2/SiN/A12O3 with TaN metal gate for multi -giga bit flash memories; Semiconductor R&D Center, Memory Business, Samsung Electronics Co., Ltd.
  5. S. Il Shim, F. C. Yeh, X.W. Wang , T. Ma. SONOS-Type Flash Memory Cell with Metal/Al2O3/SiN/Si3N4/Si Structure for Low-Voltage High -Speed Program/Erase Operation; IEEE Electron Device Letters . vol. 29, no. 5, May 2008.
  6. M.B. Zahid, D.R. Aguado, R.D., W.C. Wang, B. Govoreanu, M. Toledano - Luque, V.V. Afanasev , J.V. Houdt . Applying Complementary Trap Characterization Technique to Crystalline Phase-Al2O3 for Improved Understanding of Nonvolatile Memory Operation and Reliability. IEEE Transactions on Electron Devices. vol. 57, no. 11, November 2010.
  7. Jiunn-Ren Hwang, Tsung -Lin Lee, Huan - Chi Ma. 20 nm Gate bulk FinFET SONOS Flash. IEEE, 2005.
  8. Kai Su, Tzu-I Tsai, Chun-Jung Su, Horng- Chih Lin, Tiao Yuan Huang . Fabrication and Characterization of a Junctionless SONOS Transistor with Poly-Si Nanowire Channels. Nanoelectronics Conference (INEC), 2011.
  9. S. Gundapaneni S. Ganguly, Anil Kottantharayil. Bulk Planar Junctionless Transistor (BPJLT): An Attractive Device Alternative for Scaling; IEEE Electron Device Letters . vol. 32, no. 3, March 2011.
  10. Chun-Jung Su, Tuan -Kai Su, Tzu -I Tsai, Tiao-Yuan Huang, Horng -Chih Lin. A junctionless SONOS nonvolatile memory device constructed within situ -doped polycrystalline silicon nanowires; Nanoscale Research Letters. 2012 Cite this Article Akansha Shrivastava, Sanjeev Patel . Performance Analysis of Junctionless SONOS Memory . Journal of Operating Systems Development & Trends. 2020; 7(3): 25–31p.

You might also find these relevant

Support