Design and Implementation of Low Power and Area Efficient Sub Threshold Level Shifter Using 16 nm CMOS Technology - J. Spandana; L. Jagadeesh Naik (International Journal of VLSI Circuit Design & Technology, 2023)